<?xml version="1.0" encoding="utf-8" standalone="yes"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom" xmlns:content="http://purl.org/rss/1.0/modules/content/">
  <channel>
    <title>ML on </title>
    <link>https://hardwarehax.com/categories/ml/</link>
    <description>Recent content in ML on </description>
    <generator>Hugo -- 0.147.7</generator>
    <language>en-us</language>
    <lastBuildDate>Fri, 30 Oct 2026 00:00:00 +0000</lastBuildDate>
    <atom:link href="https://hardwarehax.com/categories/ml/index.xml" rel="self" type="application/rss+xml" />
    <item>
      <title>Boosting lightweight LLM with MCP to TKO heavy players</title>
      <link>https://hardwarehax.com/posts/mcp_xilinx1/</link>
      <pubDate>Wed, 21 Oct 2026 00:00:00 +0000</pubDate>
      <guid>https://hardwarehax.com/posts/mcp_xilinx1/</guid>
      <description>&lt;p&gt;To this day, I have my first FPGA development kit with a Spartan-3 chip on board. I purchased it somewhere around 2004. Those were the days when Xilinx (today an AMD brand) provided the ISE development environment based on TCL scripts.&lt;/p&gt;
&lt;figure class=&#34;center&#34;&gt;
    &lt;img loading=&#34;lazy&#34; src=&#34;spartan.webp&#34;
         alt=&#34;My meeting with the FPGA technology for the first time. I love this Spartan logo&#34; width=&#34;100%&#34;/&gt; &lt;figcaption&gt;
            &lt;p&gt;My first Spartan S3 kit from Digilent&lt;/p&gt;
        &lt;/figcaption&gt;
&lt;/figure&gt;

&lt;p&gt;Fast forward to 2026. The Spartan-3 chip has passed into history along with the ISE environment, which was replaced by the Vivado/Vitis combo. Through these nearly three decades, lithography technology has changed, enabling the creation of more efficient (in terms of speed and energy) chips. The functionality of the chips has also significantly expanded - it is no longer just FPGA structures with a synthesized MicroBlaze processor - but ready-made &lt;strong&gt;System on Chip&lt;/strong&gt; systems that contain a combination of an ARM processor (PS block) with an FPGA structure (PL block).&lt;/p&gt;</description>
    </item>
  </channel>
</rss>
